What Is Claimed Is:

1.   A method to facilitate cache coherence with adaptive write updates, comprising:

initializing a cache to operate using a write-invalidate protocol;

monitoring a dynamic behavior of the cache during program execution; and

switching the cache to operate using a write-broadcast protocol if the dynamic behavior indicates that better performance can be achieved using the write-broadcast protocol.

2.   The method of claim 1, wherein monitoring the dynamic behavior of the cache involves monitoring the dynamic behavior of the cache on a cache-line by cache-line basis.

3.   The method of claim 2, wherein switching to the write-broadcast protocol involves switching to the write-broadcast protocol on a cache-line by cache-line basis.

4.   The method of claim 1, wherein monitoring the dynamic behavior of the cache involves maintaining a count for each cache line of the number of cache line invalidations the cache line has been subject to during program execution.

5.   The method of claim 4, wherein if the number of cache line invalidations indicates that a given cache line is updated frequently, switching the cache line to operate under the write-broadcast protocol.

12

1   6.   The method of claim 5, wherein if a given cache line is using the
2   write-broadcast protocol and the number of cache line updates indicates that the
3   given cache line is not being contended for by multiple processors, switching the
4   given cache line back to the write-invalidate protocol.

1   7.   The method of claim 4, wherein if the shared memory
2   multiprocessor includes modules that are not able to switch to the write-broadcast
3   protocol, the method further comprises locking the cache into the write-invalidate
4   protocol.

1   8.   The method of claim 1, wherein the write-invalidate protocol sends
2   an invalidation message to other caches in a shared memory multiprocessor when
3   a given cache line is updated in a local cache.

1   9.   The method of claim 1, wherein the write-broadcast protocol
2   broadcasts an update other caches in a shared memory multiprocessor when the
3   given cache is updated in a local cache.

1   10.   An apparatus to facilitate cache coherence with adaptive write
2   updates, comprising:
3   an initializing mechanism configured to initialize a cache to a write-
4   invalidate protocol;
5   an monitoring mechanism configured to monitor a dynamic behavior of
6   the cache; and
7   a switching mechanism configured to switch the cache to a write-broadcast
8   protocol if the dynamic behavior indicates that better performance can be
9   achieved using the write-broadcast protocol.

13

1   11.   The apparatus of claim 10, wherein monitoring the dynamic
2 behavior of the cache involves monitoring the dynamic behavior of the cache on a
3 cache-line by cache-line basis.

1   12.   The apparatus of claim 11, wherein switching to the write-
2 broadcast protocol involves switching to the write-broadcast protocol on a cache-
3 line by cache-line basis.

1   13.   The apparatus of claim 10, wherein monitoring the dynamic
2 behavior of the cache involves maintaining a count of cache line invalidations
3 initiated by each processor within a shared memory multiprocessor.

1   14.   The apparatus of claim 13, wherein if the count of cache line
2 invalidations indicates that a given cache line is updated frequently in different
3 caches of the shared memory multiprocessor, switching the cache to the write-
4 broadcast protocol.

1   15.   The apparatus of claim 14, wherein if the given cache line is using
2 the write-broadcast protocol and the count of cache line invalidations indicates
3 that the given cache line is being invalidated in only one cache, switching the
4 cache to the write-invalidate protocol.

1   16.   The apparatus of claim 13, further comprising a locking
2 mechanism configured to lock the cache into the write-invalidate protocol if the
3 shared memory multiprocessor includes modules that are not able to switch to the
4 write-broadcast protocol.

1   17.   The apparatus of claim 10, wherein the write-invalidate protocol

2   involves sending an invalidate message to other caches within a shared memory

3   multiprocessor when a given cache is written to.

1   18.   The apparatus of claim 10, wherein the write-broadcast protocol

2   involves broadcasting a data update message to other caches within a shared

3   memory multiprocessor when a given cache is written to.

1   19.   A computing system that facilitates cache coherence with adaptive

2   write updates, comprising:

3   a plurality of processors, wherein a processor within the plurality of

4   processors includes a cache;

5   a shared memory;

6   a bus coupled between the plurality of processors and the shared memory,

7   wherein the bus transports addresses and data between the shared memory and the

8   plurality of processors

9   an initializing mechanism configured to initialize the cache to a write-

10   invalidate protocol;

11   a monitoring mechanism configured to monitor a dynamic behavior of the

12   cache; and

13   a switching mechanism configured to switch the cache to a write-broadcast

14   protocol if the dynamic behavior indicates that better performance can be

15   achieved using the write-broadcast protocol.

1   20.   A means to facilitate cache coherence with adaptive write updates,

2   comprising:

3   a means for initializing a cache to a write-invalidate protocol;

15

4   a means for monitoring a dynamic behavior of the cache; and

5   a means for switching the cache to a write-broadcast protocol if the

6   dynamic behavior indicates that better performance can be achieved using the

7   write-broadcast protocol.